AN 26.16 - USB Super Speed Receiver Jitter Tolerance - SMSC
ثبت نشده
چکیده
The USB-IF designed the Receiver Jitter Tolerance Test to test the quality of the USB 3.0 receiver of a system. This test uses a waveform generator/oscilloscope combination, or a data generator/analyzer to send data to the Super Speed receiver which is then looped back through the transmitter back to the instrument. The data received is compared to the data generated and the errors are counted. The data generator is able to introduce jitter into the transmit data pattern to see how well the receiver functions under non-ideal conditions.
منابع مشابه
Accurate Prediction of Jitter Tolerance in High-Speed Serial Links
This paper presents a novel mixed-signal verification methodology for jitter tolerance in highspeed serial-link receiver designs. The predictive approach includes identifying the jitter sources at the receiver input, generating the artificial jitter to add on input data and clock, and investigating the jitter sensitivities inside the receiver with bit error indicator. Both an artificial jitter ...
متن کاملReceiver Jitter Tracking Characteristics in High-Speed Source Synchronous Links
High-speed links which employ source synchronous clocking architectures have the ability to track correlated jitter between clock and data channels up to high frequencies. However, system timing margins are degraded by channel skew between clock and data signals and high-frequency loss. This paper describes how these key channel effects impact the jitter performance and influence the clocking a...
متن کاملModeling of Jitter Characteristics for the Second Order Bang-Bang CDR
Bang-Bang clock and data recovery (BBCDR) circuits are hard nonlinear systems due to the nonlinearity introduced by the binary phase detector (BPD). The specification of the CDR frequency response is determined by jitter tolerance and jitter transfer. In this paper, jitter transfer and jitter tolerance of the second-order BBCDR are characterized by formulating the time domain waveforms. As a re...
متن کاملWhite Paper : High - Speed Jitter Testing of XFP
Jitter is a key performance factor in high-speed digital transmission systems, such as synchronous optical networks/synchronous digital hierarchy (SONET/SDH), optical transport networks (OTN), and 10 Gigabit Ethernet (GigE). This paper outlines the differences between telecom and datacom jitter standards and describes the various jitter applications for compliance testing of 10G small form-fact...
متن کاملA 10GB/S FULL ON-CHIP BANG-BANG CLOCK AND DATA RECOVERY SYSTEM USING AN ADAPTIVE LOOP BANDWIDTH STRATEGY A Thesis
A 10Gb/s Full On-chip Bang-Bang Clock and Data Recovery System Using an Adaptive Loop Bandwidth Strategy. (August 2009) Hyung-Joon Jeon, B.S., Seoul National University Chair of Advisory Committee: Dr. Jose Silva-Martinez As demand for higher bandwidth I/O grows, the front end design of serial link becomes significant to overcome stringent timing requirements on noisy and bandwidthlimited chann...
متن کامل